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This paper reports on a Deep-Level Transient Spectroscopy (DLTS) study of n-type silicon Metal-Oxide-Semiconductor capacitors
with Ge Quantum Dots (QDs) embedded in a SiO2 gate dielectric. For a zero-dot reference and in capacitors fabricated with a 1,
2 or 3 nm amorphous Ge layer similar spectra have been obtained. They are characterized by a peak at or above room temperature
for a bias pulse in depletion and by an electron trap around 200 K, which is shown to be associated with dangling bond acceptor
states at the Si/SiO2 interface. The maximum density of states increases with average Ge QD size, while the average activation
energy, corresponding with the peak maximum position shifts to lower values. Although no direct evidence of electron tunneling to
the Ge QDs has been found so far, there is a marked impact of their presence on the Capacitance-Voltage characteristics, resulting
in an increase in the accumulation capacitance with QD size, a shift of the flatband voltage toward more positive gate bias and a
counterclockwise hysteresis, associated with the charging and discharging of QD levels and related Ge traps in the SiO2.
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Device structures with silicon or germanium Quantum Dots (QDs)
embedded in an oxide matrix may find application in the field of Non-
Volatile Memories (NVMs)1,2 or photonics.3–5 In the former case, the
QDs can become charged by tunneling of electrons or holes from
the silicon substrate through a tunnel oxide. Successful operation
requires that the charge does not leak away by the assistance of traps
or defects in the material stack or by thermally-assisted tunneling to
the substrate.6,7 In fact, QDs embedded in a semiconductor or oxide
matrix behave in many aspects like giant traps, so that their defect
levels can be studied by capacitance-voltage (C-V) measurements at
different frequency (f) and temperature (T),8–12 also called admittance
spectroscopy13,14 and by capacitance transient-based techniques,15–32
like Deep-Level Transient Spectroscopy (DLTS).14,33 This enables the
assessment of hole and electron emission from the levels associated
with QDs, revealing their energy position and capture cross section
for thermally stimulated carrier processes. The contribution of field-
assisted tunneling to carrier release from the QDs can be studied by
changing the reverse bias over the junction, containing the nanodots.
In the present work, we report on a systematic investigation of
Metal-Oxide-Semiconductor (MOS) capacitors fabricated on n-type
Czochralski silicon substrates and containing Ge QDs with different
size. In order to distinguish deep level centers in the silicon depletion
region from the ones at the silicon/SiO2 interface,14 DLT-spectra have
been recorded for different bias pulses from a reverse bias VR to a
pulse bias VP, accounting for the shift in the flatband voltage (VFB) of
the capacitors. The latter defines the onset of electron accumulation
at the interface. It is shown that both in the zero-dot reference sample
and in the Ge QD capacitors, two prominent features are present: a
peak in the 150–200 K range which is most likely related to so-called
dangling bond Pb centers and a peak at or above room temperature,
which could be related to the so-called minority carrier generation in a
MOS capacitor.34,35 The main impact of the presence of the Ge QDs is
the change in the VFB toward more positive values with increasing QD
size and indicating the introduction of negative charge and, secondly,
the increase in the counterclockwise hysteresis in the C-V curves
between a forward and a reverse bias sweep, which is a fingerprint of
more pronounced charge trapping.
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Experimental
An amorphous Ge layer with well-controlled thickness of 1, 2
or 3 nm was deposited by Molecular Beam Epitaxy (MBE) at low
temperature (<100◦C) on a 5 nm tunnel oxide, thermally grown on
an n-type Czochralski silicon wafer. The Ge QDs on the SiO2 thermal
layer were obtained using an in situ dewetting process at solid state
by Ultra-High Vacuum (UHV) heating at a temperature of 730◦C for
30 min. An Atomic Force Microscopy (AFM) picture is given in Fig.
1, showing a high density (>1011 cm−2) of Ge QDs. Their average
size increases with the thickness of the deposited amorphous Ge layer.
Next, 50 nm of SiO2 was deposited. A reference without QDs was also
made. MOS capacitors were obtained by thermal evaporation of 2 mm
diameter Al gate contacts on the SiO2, while InGa eutectic+In foil
ohmic contacts were made on the silicon substrate side. The device
structure is schematically shown in Fig. 2.
Figure 1. Atomic Force Microscopy picture of a 3 nm Ge layer QD sample
deposited by MBE on a 5 nm SiO2 tunnel oxide, after 730◦C annealing under
UHV for 30 min.
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Figure 2. Schematic cross section of the studied MOS capacitors with em-
bedded Ge QD.
Capacitance-Voltage (C-V) characterization was performed at a
fixed frequency f = 1 MHz, using both a forward and reverse gate
voltage sweep. The gate leakage current is negligible both in forward
(from depletion to accumulation) and reverse bias direction. The C-
V graph for the zero-dot reference capacitor is represented in Fig. 3.
From the deep depletion part, the doping density ND has been derived,
based on the slope of a dC−2/dVR versus VR plot. Typical uniform
values in the range between 2 and 8 × 1015 cm−3 were derived for the
studied samples. The accumulation capacitance Cox corresponds to
εoxε0A/tox and should reach about 1500 pF for a tox = 55 nm, which is
in good agreement with the results in Fig. 3. A is the gate area ( = 3.14
mm2), εox is the dielectric constant of SiO2 and ε0 is the permittivity
of vacuum.
DLTS was performed using a Fast-Fourier Transform (FFT) based
system,36 with the samples mounted in a liquid-nitrogen cryostat,
where the temperature was varied between 75 K and 320 K. In ad-
dition, isothermal scans at room temperature (RT) were also carried
out, where the sampling period tw was varied between 1 ms and 1 s.
Measurements were performed employing different bias pulses from
VR to VP in order to scan different parts of the MOS structure.37–39 For
a bias pulse in depletion, mainly deep levels in the silicon depletion
region, with a possible contribution from interface states, are probed.
Pulsing to VFB or beyond (more positive bias) emphasizes the con-
tribution of the interface states in the upper half of the bandgap and
possibly also populates so-called border traps in the SiO2.2,14,40–43 In
Figure 3. Capacitance-Voltage (C-V) plot at a frequency of 1 MHz and room
temperature for the zero-dot reference sample.
Figure 4. Capacitance-Voltage (C-V) plot at a frequency of 1 MHz for the
zero-dot reference and the three samples with embedded nanodots fabricated
with an a-Ge layer thickness of 1, 2 and 3 nm.
the latter case, carrier capture is expected to proceed through inelastic
tunneling, according to the logarithm of the pulse time tp. This corre-
sponds with the progression of the tunneling front with time deeper
into the oxide.40–44
Results and Discussion
Comparing the C-V plots in Fig. 4 for the different Ge QD sizes,
a few trends become clear. First, the Cox value increases from around
1500 pF for the zero-dot reference to about double this value for 3 nm
dots. This could be related to the presence of a 3 nm Ge-like layer with
a dielectric constant of 16 in 55 nm SiO2. However, the capacitance for
a 3 nm Ge layer is about 100 times higher than for 55 nm SiO2, so that
it has a negligible effect on the total series capacitance. Since A and tox
should be the same in all cases, the presence of the Ge dots must have
an impact on the permittivity of the overall gate stack. Next, the VFB
of the capacitors becomes more positive for capacitors with larger Ge
QDs. This suggests the presence of negative charge, stored in the Ge
dots or in traps in the SiO2. Based on a VFB increase (VFB) of 4.0 V
for the 3 nm capacitor, a rough estimate of the negative charge density
of VFB × Cox/q∼7 × 1010 cm−2 can be derived, which is comparable
with the density of nanodots of ∼1011 cm−2. Finally, the hysteresis
also tends to increase with nanodot size, although, unexpectedly, the
reference samples appears to have the strongest hysteresis. The origin
of this is not clear for the moment but could be linked to the absence
of a forming gas annealing (FGA) after deposition, which leaves a
high density of dangling bond states not passivated.
Figure 5 represents the T-scan spectra for the reference sample,
corresponding with different bias pulses. For the spectrum in deep
depletion from −8 V to −4 V, a peak at 300 K is found, while
an electron trap shifting from about 250 K to 200 K is observed
when pulsing into accumulation. The latter trap(s) should be more
representative for deep levels at the Si/SiO2 interface or possibly
border traps in the gate dielectric. As the samples have not been
passivated by a FGA, the most likely candidates for the observed
electron trap(s) are the silicon dangling bond acceptors (Pb0/−) in the
upper half of the bandgap.38,39,45–49 Oxide traps in the lower quality
50 nm deposited SiO2 correspond with rather large tunneling times,
if they are deeper than 5 nm from the interface, practically excluding
this explanation.
The 1-nm Ge nanodot sample exhibits qualitatively the same be-
havior as the reference capacitor (Fig. 6). It shows that in deep deple-
tion, there is a broad peak between 150–250 K which could stem from
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Figure 5. DLT-spectra for a reference capacitor without Ge QDs, correspond-
ing with different bias pulses on the gate. This enables to separate bulk silicon
from interface traps.
the response of filled interface traps. The increase found at and above
room temperature may originate from minority carrier generation in
the depletion region.2,14,34,35 The latter response differs from a true
electron emission spectrum and is typical for a MOS capacitor, biased
in deep depletion. It originates from the minority carrier generation
either by thermal Shockley-Read-Hall (SRH) carrier generation by
deep levels in the depletion region or by the diffusion of minority car-
riers (holes) from the neutral region toward the negatively biased gate.
Holes will be collected at the Si/SiO2 interface to build up an inversion
layer, so that the depletion capacitance will increase until Cox after
a sufficiently long relaxation time. This leads thus to an increasing
capacitance transient, which is similar to the one which corresponds
with the thermal emission of captured electrons by an electron trap
in the depletion region, although the basic mechanism is different. At
room temperature and for a good quality substrate, this process should
take several minutes if not more and will accelerate exponentially at
higher temperatures, with an expected activation energy of EG/2 (SRH
dominated) or EG (diffusion dominated) (EG the silicon bandgap).34,35
Figure 6. DLT-spectra for a 1 nm Ge QD capacitor corresponding with differ-
ent bias pulses on the gate. This enables to separate the bulk silicon response
from that of interface traps.
Figure 7. Arrhenius plot for the 3 nm Ge QD sample, corresponding with the
most prominent interface peak and for a pulse from −1 V to +1 V and different
pulse durations: 1 ms and tw = 51.2 ms) (●); 10 μs and tw = 512 ms (); 100
μs and tw = 521 ms (brown squares); 1 ms and tw = 512 ms (red squares); 10
ms and tw = 512 ms ().
The potential DLTS amplitude can be very large, since the transient
amplitude may reach up to Cox-Cdep and will depend on the applied
emission time constant window, i.e., on the sampling period tw. The
minority carrier response will be more pronounced for longer tw. The
fact that a pronounced minority carrier generation peak is observed
for the reference samples indicates a rather strong SRH generation
and a rather poor quality of the Si/SiO2 interface.
The Arrhenius plot in Fig. 7, corresponding with 3 nm Ge dots
reveals an activation energy of 0.31 eV with respect to the conduction
band. This is close to what is expected for the dangling bond (Pb0/−)
acceptor level.45–49 It is clear, however, from a comparison of the
spectra in Fig. 8 that the energy position changes with the size of
the quantum dots. The maximum temperature is the lowest for the 3
nm dots (∼180 K), while it is around 200 K or higher for the zero-
dot reference or the 1 and 2 nm case. The Arrhenius plots of Fig. 9
confirm the shift of the activation energy from about 0.44 eV for the
no QD reference sample to 0.31 eV for the 3 nm counterpart. This
Figure 8. DLT-spectra for all cases studied and corresponding with a bias
pulse near accumulation, i.e., probing the interface. The spectra correspond
with a no QD reference (black); 1 nm (blue); 2 nm (green) and 3 nm (red).
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Figure 9. Arrhenius plot corresponding with the electron traps at the Si/SiO2
interface, for the no QD, the 2 nm and the 3 nm Ge QD sample.
suggests some impact of the presence of Ge on the energy position of
the supposed Si/SiO2 interface states.
At the same time, the width of the peak increases for increasing
QD size. Broad DLTS peaks are usually associated with a number of
overlapping independent deep levels or with a distribution of energy
levels associated for example with an extended defect.14 One way
to figure out which of these possibilities is the most relevant one,
measurements as a function of pulse duration are helpful. As will
be seen below, the evidence points to a point-defect origin of the
spectra in Fig. 8, so that the width of the peaks suggest an overlap of
different types of point defects. One possibility is that the presence
of an increasing amount of Ge with QD size at the Si/SiO2 interface
creates different types of dangling bond centers, whereby one or more
Ge atoms replace the silicon back-bond atoms in the Pb centers.50
The density of interface states (Dit) can be derived from the DLTS
amplitude according to:14,38,44
Dit = (ε0εSi ACoxNDC)/(βkBTCR3) [1]
with εSi the dielectric constant of silicon, kB Boltzmann’s constant
and CR the depletion capacitance, corresponding with a reverse bias
VR. The factor β is derived from the Full Width at Half Maximum of
a typical FFT DLTS peak and defines the energy resolution; it is on
the order of 2.5.44 The maximum densities derived from Fig. 8 are
estimated in the range of 6 × 1011 cm−2eV−1 for the 3 nm QD sample.
This is at least one decade higher than for a well-passivated Si-SiO2
interface, where mid gap interface state densities on the order of 1010
cm−2eV−1 can be achieved.
A final observation is the fact that the DLTS amplitude of the
interface state peak is constant for a pulse duration in the range of 10
μs to 10 ms (Fig. 10), when applying a bias pulse into accumulation.
This indicates that the electron traps are completely filled for a pulse of
10 μs, imposing a lower limit for the electron capture cross section of
about 5 × 10−17 cm2. Similar behavior was found for the other types of
samples studied. From this, it can be concluded that the electron traps
behave like point defects, supporting their identification as centers
at the Si/SiO2 interface and not border trap in the oxide or extended
defects in the silicon substrate.
Summarizing, DLTS of n-type silicon MOS capacitors, with Ge
nanodots embedded in the SiO2 gate dielectric mainly reveal electron
traps associated with interface states around 200 K in the spectra
and a minority carrier generation peak at or above room temperature,
dominating the spectrum for a bias pulse in depletion. The impact
of the Ge dots on the spectra is not so clear: there is no evidence
for the occurrence of tunneling to and from the QDs in the oxide,
which should lead to signals whose amplitude increases according
Figure 10. DLTS spectra for a 3 nm Ge QD capacitor from −1 V to +1 V,
using a sampling period tw = 512 ms and pulse durations from 10 μs to 10
ms. A reference spectrum, corresponding with tw = 51.2 ms and tp = 1 ms is
also included.
to a tunneling process, i.e., with ln(tp).40–44 Such tunneling processes
have been found in the past for Ge dots embedded in SiO2 by low-
frequency noise spectroscopy,51 where the QDs where placed at about
2 nm from the interface. The fact that the distance here is 5 nm,
resulting in longer time constants probably explains the absence of
such features in the present study. At the same time, it has been shown
that the presence of Ge-related traps and QDs in the gate oxide affects
the flatband voltage, the oxide capacitance and the counterclockwise
hysteresis of the C-V curves at 1 MHz. The effects generally become
more pronounced for increasing average QD size.
A final comment should be made with respect to the negative
feature around room temperature in the spectra for the 3 nm Ge QD
sample (Figs. 8 and 11). Measuring the DLTS amplitude as a function
of the pulse duration reveals an unusual pronounced negative peak
for tp >1 ms. Negative DLTS bands are normally associated with
minority carrier peaks (hole traps in n-type silicon). The occurrence
of hole emission at room temperature after a sufficiently long bias
pulse appears to be rather unlikely. Alternatively, a negative peak
Figure 11. DLTS amplitude as a function of the pulse duration at 292 K and
for a pulse from −1 V to +1 V for a 3 nm Ge QD MOS capacitor.
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could result from net electron capture, with capture times in the range
of 1 ms to 1 s. Such a range of capture times could result from tunneling
of electrons toward traps in the oxide. Considering a tunneling time
given by:43
τ = τ0 exp(αz) [2]
with τ0 the SRH recombination lifetime at the Si-SiO2 interface and
α the decay parameter of the electron wave function in SiO2 yields
depths z in the range of 1 nm to 2 nm, if we assume τ0 = 10−10 s and
α = 108 cm−1. This suggests the presence of Ge-related electron traps
in the 3 nm Ge QD sample within 1 to 2 nm from the interface. These
are not necessarily connected with QD states, which are expected at
a higher distance from the interface, but they can degrade the charge
retention of memories and should, therefore, be further studied in more
detail. In fact, it is well-documented that Ge segregates to the Si/SiO2
interface after a high-temperature annealing step, thus creating a high
density of interface states.52–54 Another question is in how far FGA
can passivate these Ge-related DB states and border traps in order to
improve the MOS capacitor characteristics.
Conclusions
DLTS of n-type silicon MOS capacitors with Ge QDs embedded
in the SiO2 gate dielectric reveal the presence of a high density of
interface states, associated with unpassivated dangling bonds. The
electrical parameters of these electron traps change with the size of
the QDs, indicating the presence of Ge atoms at the interface. These
interface states can serve as intermediate stepping stones for the elastic
tunneling of charge out of the QDs, followed by fast thermal emis-
sion to the conduction band and should, therefore be controlled, for
example by a forming gas anneal. The main impact of the Ge QDs
on this peak is a shift of its maximum position from around 200 K to
180 K, suggesting some chemical effect on the electron traps at the
interface. In addition, a feature related to the minority carrier response
is found for a bias pulse in depletion. At the same time, the presence
of germanium QDs and related traps in the oxide markedly affects the
C-V characteristics at 1 MHz: both the flatband voltage, the hysteresis
and the accumulation capacitance change with the average QD size,
revealing the negative charging of the corresponding levels.
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